[1]
Neeti and S. Dahiya, “Area and delay trade offs in fracturable LUT-based FPGA architectures”, J Integr Sci Technol, vol. 12, no. 2, p. 733, Oct. 2023, Accessed: May 20, 2024. [Online]. Available: https://pubs.thesciencein.org/journal/index.php/jist/article/view/a733