1.
Neeti, Dahiya S. Area and delay trade offs in fracturable LUT-based FPGA architectures. J Integr Sci Technol. 2023;12(2):733. Accessed May 20, 2024. https://pubs.thesciencein.org/journal/index.php/jist/article/view/a733