Neeti and Dahiya, S. (2023) “Area and delay trade offs in fracturable LUT-based FPGA architectures”, Journal of Integrated Science and Technology, 12(2), p. 733. Available at: https://pubs.thesciencein.org/journal/index.php/jist/article/view/a733 (Accessed: 3 July 2024).